📣 Try out the NEW Gateway to Research and let us know what you think.

We're looking for users to test the new service during August and September and share their feedback. Express your interest by completing this short form.

Hardware Acceleration for Machine Learning (2017)

First Author: Zhao R

Attributed to: Event-based parallel computing - partially ordered event-triggered systems (POETS) funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/isvlsi.2017.127

Publication URI: http://dx.doi.org/10.1109/isvlsi.2017.127

Type: Conference/Paper/Proceeding/Abstract

ISSN: 21593477 21593469