High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware (2020)

First Author: Sinha Roy, S.
Attributed to:  Academic Centre of Excellence in Cyber Security Research - University of Birmingham funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Type: Conference/Paper/Proceeding/Abstract