📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

FPGA Implementation and Analysis of Random Delay Insertion Countermeasure against DPA (2008)

First Author: Yingxi Lu

Attributed to: Next-Generation Data Security Architectures funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/fpt.2008.4762384

Publication URI: http://dx.doi.org/10.1109/fpt.2008.4762384

Type: Conference/Paper/Proceeding/Abstract

ISBN: 978-1-4244-2795-6