📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

Impact of interface state trap density on the performance characteristics of different III-V MOSFET architectures (2010)

First Author: Benbakhti B

Attributed to: III-V MOSFETs for Ultimate CMOS funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1016/j.microrel.2009.11.017

Publication URI: http://dx.doi.org/10.1016/j.microrel.2009.11.017

Type: Journal Article/Review

Parent Publication: Microelectronics Reliability

Issue: 3