📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

Fully self-aligned process for fabricating 100nm gate length enhancement mode GaAs metal-oxide-semiconductor field-effect transistors (2009)

First Author: Li X

Attributed to: III-V MOSFETs for Ultimate CMOS funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1116/1.3256624

Publication URI: http://dx.doi.org/10.1116/1.3256624

Type: Journal Article/Review

Parent Publication: Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena

Issue: 6