📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

A Selective Harmonic Elimination approach to DC link balancing for a Multilevel Rectifier (2006)

First Author: Watson A

Attributed to: Platform: Future Technologies in Power Electronics funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/epepemc.2006.4778392

Publication URI: http://dx.doi.org/10.1109/epepemc.2006.4778392

Type: Conference/Paper/Proceeding/Abstract

ISBN: 1-4244-0121-6