📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

Mitigation of process variation effect in FPGAs with partial rerouting method (2014)

First Author: Guan Z

Attributed to: Real-time Numerical Optimization in Reconfigurable Hardware with Application to Model-Predictive Control funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1587/elex.11.20140011

Publication URI: http://dx.doi.org/10.1587/elex.11.20140011

Type: Journal Article/Review

Parent Publication: IEICE Electronics Express

Issue: 3