📣 Try out the NEW Gateway to Research and let us know what you think.

We're looking for users to test the new service during August and September and share their feedback. Express your interest by completing this short form.

Analysis of voltage- and clock-scaling-induced timing errors in stochastic LDPC decoders (2013)

First Author: Perez-Andrade I

Attributed to: India-UK advanced technology centre funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/wcnc.2013.6555268

Publication URI: http://dx.doi.org/10.1109/wcnc.2013.6555268

Type: Conference/Paper/Proceeding/Abstract

ISBN: 978-1-4673-5938-2