📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

Network-Level FPGA Acceleration of Low Latency Market Data Feed Arbitration (2015)

First Author: DENHOLM S

Attributed to: Custom Computing for Advanced Digital Systems funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1587/transinf.2014rcp0011

Publication URI: http://dx.doi.org/10.1587/transinf.2014rcp0011

Type: Journal Article/Review

Parent Publication: IEICE Transactions on Information and Systems

Issue: 2