Performance and Fault Tolerance of Preconditioned Iterative Solvers on Low-Power ARM Architectures
Attributed to:
SERT: Scale-free, Energy-aware, Resilient and Transparent Adaptation of CSE Applications to Mega-core Systems
funded by
EPSRC
Abstract
No abstract provided
Bibliographic Information
Type: Conference/Paper/Proceeding/Abstract