📣 Try out the NEW Gateway to Research and let us know what you think.

We're looking for users to test the new service during August and September and share their feedback. Express your interest by completing this short form.

An FPGA-based hardware-efficient fault-tolerant astrocyte-neuron network (2016)

First Author: Johnson A

Attributed to: Self-repairing Hardware Paradigms based on Astrocyte-neuron Models funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/ssci.2016.7850175

Publication URI: http://dx.doi.org/10.1109/ssci.2016.7850175

Type: Conference/Paper/Proceeding/Abstract