Ultimate Limit of Nanoscale Devices: Graphene Nano-gaps (Poster) (2016)

First Author: Ghazi Sarwat
Attributed to:  Designing Nanosystems: the CMOS Way funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Publication URI: http://www.waftcollaboration.org

Type: Other