Graphene Nano-gaps: Performance Limit and Phase Change Memory (2016)

First Author: Syed Ghazi Sarwat
Attributed to:  Designing Nanosystems: the CMOS Way funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Publication URI: http://www.iumrs-icyram2016.org.in/welcome.php

Type: Other