📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

Tile size selection for optimized memory reuse in high-level synthesis (2017)

First Author: Liu J

Attributed to: PRiME: Power-efficient, Reliable, Many-core Embedded systems funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.23919/fpl.2017.8056810

Publication URI: http://dx.doi.org/10.23919/fpl.2017.8056810

Type: Conference/Paper/Proceeding/Abstract