📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

A New Design Technique for Sub-Nanosecond Delay and 200 V/ns Power Supply Slew-Tolerant Floating Voltage Level Shifters for GaN SMPS (2019)

First Author: Liu D

Attributed to: Quietening ultra-low-loss SiC & GaN waveforms funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/tcsi.2018.2878668

Publication URI: http://dx.doi.org/10.1109/tcsi.2018.2878668

Type: Journal Article/Review

Parent Publication: IEEE Transactions on Circuits and Systems I: Regular Papers

Issue: 3