📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

Neural Network Overlay Using FPGA DSP Blocks (2019)

First Author: Ioannou L

Attributed to: Virtualisation for FPGA Accelerators. Information and communication technologies: ICT Networks & Distributed Systems funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/fpl.2019.00048

Publication URI: http://dx.doi.org/10.1109/fpl.2019.00048

Type: Conference/Paper/Proceeding/Abstract