📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

Multi-objective optimisation algorithm for routability and timing driven circuit clustering on FPGAs (2019)

First Author: Wang Y

Attributed to: PAnDA: Programmable Analogue and Digital Array funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1049/iet-cdt.2018.5115

Publication URI: http://dx.doi.org/10.1049/iet-cdt.2018.5115

Type: Journal Article/Review

Parent Publication: IET Computers & Digital Techniques

Issue: 4