📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

Lifetime Reliability-Aware Digital Synthesis (2018)

First Author: Duan S

Attributed to: Academic Centre of Excellence in Cyber Security Research - University of Southampton funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/tvlsi.2018.2861820

Publication URI: http://dx.doi.org/10.1109/tvlsi.2018.2861820

Type: Journal Article/Review

Parent Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Issue: 11