📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

HeteroGen: Automatic Synthesis of Heterogeneous Cache Coherence Protocols (2022)

First Author: Oswald N

Attributed to: Dijkstra's Pipe: Timing-Secure Processors by Design funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/hpca53966.2022.00061

Publication URI: http://dx.doi.org/10.1109/hpca53966.2022.00061

Type: Conference/Paper/Proceeding/Abstract