📣 Try out the NEW Gateway to Research and let us know what you think.

We're looking for users to test the new service during August and September and share their feedback. Express your interest by completing this short form.

HeteroGen: Automatic Synthesis of Heterogeneous Cache Coherence Protocols (2023)

First Author: Oswald N

Attributed to: Dijkstra's Pipe: Timing-Secure Processors by Design funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/mm.2023.3274993

Publication URI: http://dx.doi.org/10.1109/mm.2023.3274993

Type: Journal Article/Review

Parent Publication: IEEE Micro

Issue: 4