📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

Stencil-HMLS: A multi-layered approach to the automatic optimisation of stencil codes on FPGA (2023)

First Author: Rodriguez-Canal G

Attributed to: Efficient Cross-Domain DSL Development for Exascale funded by SPF

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1145/3624062.3624543

Publication URI: http://dx.doi.org/10.1145/3624062.3624543

Type: Conference/Paper/Proceeding/Abstract