📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! Tell us what works, what doesn't, and how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community. Please send your feedback to gateway@ukri.org by 11 August 2025.

PipeGen: Automated Transformation of a Single-Core Pipeline into a Multicore Pipeline for a Given Memory Consistency Model (2024)

First Author: Zhang A

Attributed to: Dijkstra's Pipe: Timing-Secure Processors by Design funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1145/3656019.3676889

Publication URI: http://dx.doi.org/10.1145/3656019.3676889

Type: Conference/Paper/Proceeding/Abstract