📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

On the synthesis of bit-parallel Galois field multipliers with on-line SEC and DED (2009)

First Author: Mathew J

Attributed to: Synthesis and Optimisation of Designs Based on Novel Canonical Algebraic Structures funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1080/00207210903168348

Publication URI: http://dx.doi.org/10.1080/00207210903168348

Type: Journal Article/Review

Parent Publication: International Journal of Electronics

Issue: 11

ISSN: 00207217 13623060