📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

Co-Design of Algorithm and FPGA Accelerator for Conditional Independence Test (2023)

First Author: Guo C

Attributed to: Event-based parallel computing - partially ordered event-triggered systems (POETS) funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/asap57973.2023.00028

Publication URI: http://dx.doi.org/10.1109/asap57973.2023.00028

Type: Conference/Paper/Proceeding/Abstract

ISSN: 2160052X 21600511