📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! If you would be interested in being interviewed about the improvements we're making and to have your say about how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community, please email gateway@ukri.org.

Simulation of implant free III-V MOSFETs for high performance low power Nano-CMOS applications (2007)

First Author: Asenov A

Attributed to: Modelling of Carrier Transport in Ultra Thin Body Transistors funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1016/j.mee.2007.04.117

Publication URI: http://dx.doi.org/10.1016/j.mee.2007.04.117

Type: Journal Article/Review

Parent Publication: Microelectronic Engineering

Issue: 9-10