📣 Help Shape the Future of UKRI's Gateway to Research (GtR)

We're improving UKRI's Gateway to Research and are seeking your input! Tell us what works, what doesn't, and how we can make GtR more user-friendly, impactful, and effective for the Research and Innovation community. Please send your feedback to gateway@ukri.org by 11 August 2025.

Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design (2009)

First Author: Smith A

Attributed to: Reconfigurable Architecture Design: An Optimization Approach funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/fpt.2009.5377647

Publication URI: http://dx.doi.org/10.1109/fpt.2009.5377647

Type: Conference/Paper/Proceeding/Abstract

ISBN: 978-1-4244-4375-8