📣 Try out the NEW Gateway to Research and let us know what you think.

We're looking for users to test the new service during August and September and share their feedback. Express your interest by completing this short form.

An Energy and Performance Exploration of Network-on-Chip Architectures (2009)

First Author: Banerjee A

Attributed to: C3D: Communication Centric Computer Design funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Digital Object Identifier: http://dx.doi.org/10.1109/tvlsi.2008.2011232

Publication URI: http://dx.doi.org/10.1109/tvlsi.2008.2011232

Type: Journal Article/Review

Parent Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Issue: 3