Improvements to the design and description of the Reduceron (2009)
Attributed to:
The Reduceron: high level symbolic computing on FPGA
funded by
EPSRC
Abstract
No abstract provided
Bibliographic Information
Type: Conference/Paper/Proceeding/Abstract