On Dual-Rail Control Logic for Enhanced Circuit Robustness (2010)
Attributed to:
VERification-Driven Asynchronous Design (VERDAD)
funded by
EPSRC
Abstract
No abstract provided
Bibliographic Information
Type: Technical Report