Optimisation of Variability Tolerant Logic Cells using Multiple Voltage Supplies (2009)
Attributed to:
Meeting the design challenges of the nano-CMOS electronics
funded by
EPSRC
Abstract
No abstract provided
Bibliographic Information
Type: Conference/Paper/Proceeding/Abstract