Logic Decomposition of Asynchronous Circuits Using STG Unfoldings (2010)

First Author: Victor Khomenko (Author)
Attributed to:  VERification-Driven Asynchronous Design (VERDAD) funded by EPSRC

Abstract

No abstract provided

Bibliographic Information

Type: Technical Report